






Why FPGA DSP?


- Flexibility
- High performance
- Time to Market
- Functional extensions to existing equipment
- Standard part (no NRE/Inventory issues)
- Early system bring-up on hardware



























Example: FIR Filter

- Use optimum precisions at each node in the computation graph
- 'Right-size' the datapath
- design surface for a FIR filter: Area vs Sample Rate vs Length






Adding Parallelism in Conventional DSP Solutions

- New DSP architectures such as VLIW and super-scalar have one goal: provide higher degrees of parallelism
- Architecture evolution along the same design axis is not scalable
 - Too many MAC functional units makes programming, compilers and scheduling an issue
- The effective computing per chip area decreases
 - Memories grow geometrically while the datapath does not




The Power of Parallelism

• In FPGAs we can exploit the large amounts of parallelism inherent in many DSP data paths





FPGAs = Performance (1)



- 12 concurrently operating 64-tap filters
- 8-bit MACs 8-bit data, 8-bit coefficients[†]
- Sample Rate (fs) = 154 MHz
- 13,704 slices (95% of device)
- 118 Billion MACs/s
- I/O bandwidth = 237 Giga-bytes/s

Virtex-II XC2V3000-5 with 14,336 slices


† Optimized for coefficient set




FPGAs = Performance (2)

- 1024-point complex FFT
 - 9 microsecond execution time (@fclk = 115 MHz)
 - 2,500† logic slices
- Viterbi decoder at OC3 data rates: 155 Mbps
- Interleaver/de-interleaver @fclk > 200 MHz
- RS decoding @10 Gbps
 - 16 parallel RS decoders in a single XC2V3000-4








Building the System

- Device technology is part of the solution
- The software/IP is getting harder than the hardware
- Design methodologies for
 - Productivity
 - Rapid design exploration
 - Hardware abstraction
 - Single source for all aspects of the design & development cycle
 - Verification
 - Implementation







The Design Space is Rich

- Decision directed T/2 Adaptive Equalizer LMS based update
- Using FPGAs There are multiple architectural choices available to meet a desired area/performance objective
- Fully parallel
 - N MAC processing elements (PEs)
 - NLMS PEs
- Folded architecture
 - 1 MAC PE & 1 LMS PE for each polyphase segment
- ... Many others








Implementation


- Parallel T/2 FSE
- Polyphase decomposition
- 8-taps total
 - 4 taps in each polyphase segment
- 8-LMS PEs
- Coefficients updated at the symbol rate







- One polyphase segment
 - 4 FIR PEs & 4 LMS PEs



> XILINX

Pipelined Parallel T/2 FSE

- Design statistics for 8 tap equalizer
 - 2674 logic slices
 - 66 multipliers
 - 64 used for FIR + LMS PEs, 2 for rate adaption
 - fclk = 149.5 MHz (-6 speed grade part)
- Computation rate: 9.6 Giga-MACs

† software version 4.1.03i, speedfile version 1.93, par -rl 5 -pl 5 -xe 2





Folded FSE

- Benchmark data
 - 2093 logic slices
 - 16 embedded multipliers
 - fclk † = 100 MHz (XC2V3000bf957-6)
- For fclk = 100 MHz and N=8 T/2 FSE the symbol rate is 25 Msym/s
- For 16-QAM this is 100 Mbps


† software version 4.1.03i, speedfile version 1.93, par -rl 5 -pl 5 -xe 2









CRL Resources Block RAMs Embedded Function Slice Count Multipliers Heterodyne 111 DDS Loop Filter 32 Phase 270 Detector **Total** 413† \dagger The small slice count discrepancy is due to logic optimizations that occur when the individual CRL components are integrated into the complete system.) **EXILINX**







The Future

- Trends
 - Increasing levels of System integration
 - Pervasive DSP enabling anywhere anytime connectivity
 - Increasingly complex systems
 - Decreasing market windows
- FPGA DSP systems
 - Device technology supporting highly parallel DSP engines
 - Design methodologies
 - Abstraction that permits working in the language of the problem
 - Enables effective integration of re-usable components (cores)

